



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/692,636	10/24/2003	Franz-Xaver Obergruss-Berger	P2001,0274	8632
24131	7590	06/09/2004	EXAMINER	
LERNER AND GREENBERG, PA			LE, THONG QUOC	
P O BOX 2480			ART UNIT	PAPER NUMBER
HOLLYWOOD, FL 33022-2480			2818	

DATE MAILED: 06/09/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/692,636	OBERGRUSS-BERGER ET AL.	
	<b>Examiner</b>	<b>Art Unit</b>	
	Thong Q. Le	2818	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☐ Responsive to communication(s) filed on \_\_\_\_.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-4 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-4 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All    b) ☐ Some \* c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)                        | 4) <input type="checkbox"/> Interview Summary (PTO-413)                     |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)               | Paper No(s)/Mail Date. ____.  |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date ____.  | 6) <input type="checkbox"/> Other: ____.                                    |

**DETAILED ACTION**

1. Claims 1-4 are presented for examination.

***Information Disclosure Statement***

2. This office acknowledges receipt of the following items from the Applicant:  
Information Disclosure Statement (IDS) filed on 10/24/2003.
3. Information disclosed and list on PTO 1449 was considered.

***Priority***

4. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

***Claim Rejections - 35 USC § 102***

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

6. Claims 1-4 are rejected under 35 U.S.C. 102(b) as being anticipated by Fukasawa (U.S. Patent No. 5,483,050).

Regarding claim 1, Fukasawa discloses a semiconductor component (Figure 4), comprising:

a semiconductor chip with a semiconductor memory having an array with a plurality of memory cells (31);

at least one connection contact (Figure 4);

an electrically conductive connection between said at least one connection contact and said semiconductor memory (Figure 5) ;

at least one converter device (Figure 5, 7) selected from the group consisting of a digital-analog converter and an analog-digital converter incorporated in said electrically conductive connection for enabling a utilization of said semiconductor memory with analog signals; and

wherein a number of said connection contacts for said semiconductor chip is less than a number of connection contacts required for a utilization of said semiconductor memory with digital signals (Figure 10, 8, Column 4, lines 25-67).

Regarding claims 2-4, Fukasawa discloses wherein said at least one converter device includes digital-analog converters and analog-digital converters disposed to enable read and write operations by outputting and inputting analog data (Figure 10, 25a), and wherein said at least one converter device includes at least one analog-digital converter disposed to enable control of read and write operations and/or to address memory locations by inputting analog control signals (Column 4, lines 25-67, Figure 4), and wherein said at least one converter device includes digital-analog converters and analog-digital converters disposed to enable both read and write operations and control thereof by outputting and inputting exclusively analog data and by inputting exclusively analog control signals (Column 4, lines 25-67, Figure 4).

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

7. Claims 1-4 are rejected under 35 U.S.C. 102(e) as being anticipated by Terui et al. (U.S. Patent No. 6,055,500).

Regarding claim 1, Terui et al. discloses a semiconductor component (Figure 1), comprising:

- a semiconductor chip with a semiconductor memory having an array with a plurality of memory cells (10);

- at least one connection contact (Figure 1);

- an electrically conductive connection between said at least one connection contact and said semiconductor memory (Figure 1) ;

- at least one converter device (13,6 ) selected from the group consisting of a digital-analog converter and an analog-digital converter incorporated in said electrically conductive connection for enabling a utilization of said semiconductor memory with analog signals; and

wherein a number of said connection contacts for said semiconductor chip is less than a number of connection contacts required for a utilization of said semiconductor memory with digital signals (Figure 1).

Art Unit: 2818

Regarding claims 2-4, Fukasawa discloses wherein said at least one converter device includes digital-analog converters and analog-digital converters disposed to enable read and write operations by outputting and inputting analog data (Figure 7, 104 ), and wherein said at least one converter device includes at least one analog-digital converter disposed to enable control of read and write operations and/or to address memory locations by inputting analog control signals (Figure 7), and wherein said at least one converter device includes digital-analog converters and analog-digital converters disposed to enable both read and write operations and control thereof by outputting and inputting exclusively analog data and by inputting exclusively analog control signals (ABSTRACT).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thong Q. Le whose telephone number is 571-272-1783. The examiner can normally be reached on 8:00am-5:00pm M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David C. Nelms can be reached on 571-272-1787. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2818

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

A handwritten signature in black ink, appearing to read 'Thong Q. Le'.

Thong Q. Le  
Primary Examiner  
Art Unit 2818

**THONG LE**  
**PRIMARY EXAMINER**